



Leakage Power Reduction through Hybrid Multi-Threshold CMOS Stack Technique

Dr.C.Nagarajan¹, Thilothammal.A², V.Anandhapriya³, S.Logapreethi⁴, M.Mounika⁵

Muthayammal Engineering College, Rasipuram, Tamil Nadu, India¹

Department of Electronics and Communication Engineering, Muthayammal College of Engineering, Rasipuram, Tamil Nadu, India²⁻⁵

Publication History: Received: 25.02.2026; Revised: 20.03.2026; Accepted: 25.03.2026; Published: 28.03.2026.

ABSTRACT: In this paper, two hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, have been proposed to reduce the subthreshold leakage power dissipation in standby modes. Techniques available in literature are compared with our proposed hybrid circuit design techniques. Performance parameters such as subthreshold leakage power dissipation in active and standby modes, dynamic power dissipation and propagation delay, are compared using existing and proposed hybrid techniques for a some testing circuits. Reduction of subthreshold leakage power dissipation in standby mode is given more importance, in comparison with the other circuit design performance parameters. The proposed hybrid stack technique proved to perform better in terms of subthreshold leakage power dissipation in standby mode in comparison with other techniques. Simulation results using cadence virtuoso tool in 180 nm CMOS technology is provided in this paper.

KEYWORDS: Subthreshold Leakage Power; Standby Mode; Active Mode; Propagation Delay

I. INTRODUCTION

Design of low power circuit is necessary for portable electronic devices that are powered by batteries as increased power dissipation reduces the battery lifetime. Low power dissipation by MOS transistors and its small size for greater integration capacity are the major factors behind shifting in technology from BJTs to MOSFETs. High power dissipation is one of the major challenges of integrated circuit design in deep submicron and nanoscale technologies [1-5]. The demand for higher functions with higher performance and lower power dissipation initiates the scaling of MOS transistors in every technology generations. The contribution of dynamic power in the overall power dissipation decreases with the scaling of MOS transistors. Leakage power is expected to increase 32 times per device by the year 2020 [6]. Reduction of the supply voltage, V_{DD} is considered as the most effective method to reduce the dynamic power, which is directly proportional to the square of the supply voltage, V_{DD} . In order to maintain the same performance, threshold voltage of the transistor is also reduced with the scaling of the supply voltage. However, subthreshold leakage current increases exponentially with the reduction of the threshold voltage of the MOS transistor, making it critical for low voltage digital integrated circuit design. Scaling of transistors in every technology generations also lead to increase in the subthreshold leakage current. With rapid scaling in technology, the increase in leakage current has made leakage power a significant part in the overall power dissipation in both active and standby modes. The major components of leakage power dissipation are subthreshold leakage, gate leakage, gate induced drain leakage, and forward biased diode leakage [7]. Subthreshold leakage dominates the other leakage components in deep submicron and nanoscale technologies.

Threshold voltage of transistors used in design of dig-ital circuits should be adjusted for maximum saving in the leakage power dissipation. Circuit techniques play a very important role to control the subthreshold leakage power dissipation in both active and standby modes. Already some techniques, such as Multi-threshold CMOS(MTCMOS) technique [8,9], Stack technique [11-13] and Sleepy stack technique [14] are available in literature to control the subthreshold leakage power dissipation in deep submicron and nanoscale technologies. Each technique has its own advantages and disadvantages. Depending upon the requirement and application, chip designers can choose the appropriate circuit design technique.

In this paper, two new digital circuit design techniques namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, are presented. These techniques are applied to a testing circuits to evaluate their performance. It is found that the proposed techniques give improved performance in terms of reduced subthreshold leakage power dissipation in standby mode as compared with the other techniques available in the literature [8-14].

II. SUBTHRESHOLD LEAKAGE POWER DISSIPATION

Subthreshold or weak inversion conduction current is the current flow between source and drain region in a MOS transistor, even when gate voltage, V_{GS} is below the threshold voltage, V_{TH} of the MOS transistor. It is due to the minority carrier drift through the channel from the drain to the source region in weak inversion region. **Figure 1** shows the flow of subthreshold leakage current in an nMOS transistor, when V_{GS} is less than V_{TH} of the transistor. **Figure 2** [15] shows the variation of minority carrier concentration along the length of the channel for an n-channel MOSFET biased in the weak inversion region. This figure shows that the concentration of minority carriers in weak inversion region is small, but not zero. Subthreshold leakage power dominates the other leakage power components because of the necessity to use low threshold voltage transistors to maintain the desired performance of the device. This leakage power should be minimized through new and improved circuit design techniques. This leakage power dissipation is undesirable in digital circuit design.




Figure 1. Subthreshold leakage current in an nMOS transistor.




Figure 2. Variation of minority carrier concentration in an nMOS transistor in weak inversion.

III. CIRCUIT DESIGN METHODOLOGY ADOPTED FOR REDUCING SUBTHRESHOLD LEAKAGE POWER IN STANDBY MODE

Subthreshold leakage power reduction in standby mode is significant in burst mode type circuits, where computation occurs only during short burst intervals, and the system is in standby mode for the majority of the time [18]. The wastage of useful battery power during long standby period is highly undesirable. New circuit techniques must be devised to control the subthreshold leakage power dissipation in standby mode for burst mode applications. Portable

battery operated devices that remain in standby mode for most of the times are greatly affected by standby subthreshold leakage power loss. Existing circuit design techniques must therefore be modified in such a way that it curbs the draining of battery current when it is not operational. **Table 1** [19] shows the dependence of subthreshold leakage current on MOS device parameters. Increasing the threshold voltage of the MOS transistor is an effective way to reduce subthreshold leakage power dissipation. Stack effect or Self-Reverse bias effect is the phenomenon where subthreshold leakage current decreases due to two or more series connected turned off transistors. Stacking of transistor is done by replacing transistor of width W with two series connected transistors of width $W/2$. **Figure 3** shows the natural stacking of nMOS transistors in a two input NAND gate. When both nMOS transistors Q_1 and Q_2 are turned off, then the intermediate node voltage, V_Q raises to a positive value due to the presence of a small drain current.

Table 1. Dependence of subthreshold leakage current on MOS transistor parameters

Transistor parameter	Dependence of subthreshold leakage
Transistor width (W)	Directly proportional
Transistor length (L)	Inversely proportional
Temperature (T)	Exponential increase
Transistor threshold voltage (V_{TH})	Increases by an order of magnitude with 100 mV decrease
Input voltage (V_{GS})	Exponential increase




Figure 3. Natural stacking of nMOS transistors in a two input NAND gate.

At the intermediate node between two turned off stacked transistors has following effects [19,20]:

- 1) V_{GS} of Q_1 becomes negative;
- 2) V_{BS} of Q_1 becomes negative, causing an increase in V_{TH} of Q_1 due to an increase in the body effect of Q_1 ;
- 3) V_{DS} of Q_1 decreases, resulting in less drain induced barrier lowering.

IV. PROPOSED HYBRID CIRCUIT TECHNIQUES

In this section, we propose four new digital circuit techniques namely, hybrid MTCMOS complete stack technique, hybrid MTCMOS partial stack technique, for the reduction of sub-threshold leakage power dissipation in standby modes. First two techniques are grouped as hybrid MTCMOS stack Proposed techniques are discussed as follows.

4.1. Hybrid Multi-Threshold CMOS Stack Technique

This technique combines the advantages of both MTCMOS and Stack techniques. This proposed hybrid technique is further classified, as given above, into two types depending on the stacking of transistors.

4.1.1. Hybrid Multi-Threshold CMOS Complete Stack Technique

The proposed logic circuit for hybrid MTCMOS complete stack technique is shown in **Figure 4**. In this technique, a high threshold voltage pMOS transistor (sleep pMOS transistor) is inserted between V_{DD} and the pull up network and a high threshold voltage nMOS transistor (sleep nMOS transistor) is inserted between the pull down network and GND. Then stacking of all transistors (high V_{TH} sleep pMOS, high V_{TH} sleep nMOS and low V_{TH} transistors of the logic circuit) are done by replacing each transistor of width W with two series connected transistors of width $W/2$. During standby mode, the sleep signal is active high, making the stacked sleep transistors in cutoff state. So, the logic circuit is disconnected from V_{DD} and GND. This reduces the subthreshold leakage power dissipation significantly by utilizing stacking effect in both high V_{TH} sleep nMOS and sleep pMOS transistors during their cutoff states. The high V_{TH} nMOS and pMOS stacked sleep transistors are turned on during normal or active circuit operation, when the sleep signal is active low.





Figure 4. Logic circuit using hybrid MTCMOS complete stack technique.

4.1.2. Hybrid MTCMOS Partial Stack Technique

The proposed logic circuit for hybrid MTCMOS partial stack technique is shown in **Figure 5**. In this technique, a high V_{TH} pMOS transistor (sleep pMOS transistor) is inserted between V_{DD} and the pull up network and a high V_{TH} nMOS transistor (sleep nMOS transistor) is inserted between the pull down network and GND. Then stacking of only high V_{TH} sleep pMOS and high V_{TH} sleep nMOS transistors are done



In this technique, stacking of low V_{TH} nMOS and pMOS transistors of the logic circuit is not performed. Here, only partial stacking of high V_{TH} sleep pMOS and sleep nMOS transistors are done to reduce the overall circuit propagation



delay in active mode. During standby mode (when sleep signal is active high), the stacked high V_{TH} sleep pMOS and sleep nMOS transistors are turned off, thereby, reducing significant sub- threshold leakage power dissipation. In active mode, the stacked sleep transistors are turned on. The circuit propagation delay using this technique in active mode is slightly reduced as compared to the previous technique because of partial stacking of transistors (stacking of only sleep pMOS and sleep nMOS transistors).

V. RESULT AND DISCUSSION

To compare the performance, the proposed techniques are applied to a some testing circuits. The performance parameters such as subthreshold leakage power dissipation in active and standby modes, dynamic power dissipation and propagation delay of a testing circuits were analysed in 180 nm technology using existing [10-16] and proposed hybrid techniques. The threshold voltage of high V_{TH} transistor was taken as two times of V_{TH} of normal transistor of the logic circuit. The threshold voltage of normal nMOS and pMOS transistors (low V_{TH}) were taken as 0.20 V and -0.20 V respectively.

Subthreshold leakage power dissipation was measured by combining all possible input vectors. The voltage magnitude of input vector should always be less than the threshold voltage of the normal transistor of the logic circuit. Sleep nMOS and sleep pMOS transistors were turned off during measurement of subthreshold leakage power dissipation in standby mode while for its measurement in active mode, all sleep nMOS and sleep pMOS transistors were turned on. Dynamic power dissipation was measured by applying input pulse signals of same frequency with a fixed delay between them. Two input pulse signals of V_{DD} of 0.7 V and frequency of 250 MHz were applied to a two input AND gate. All sleep nMOS and sleep pMOS transistors were turned on during measurement of dynamic power dissipation. The dynamic power dissipation was measured for a testing circuit 50 ns time interval. Propagation delay of the logic circuit was measured from the trigger input edge reaching 50% of V_{DD} to the circuit output edge reaching 50% of V_{DD} .

Hybrid stack technique are tested by some benchmark circuits in the cadence virtuoso tool at 180nm technology and calculated the leakage power and delay shown in **Table2**.

Technique	Leakage current (mA)		Dynamic power(mW)	Delay(ns)
	active	standby		
MTCMOS	3.79	2.546	3.651	2.6
Hybrid MTCMOS complete stack	2.73	2.321	1.68	1.9
Hybrid MTCMOS partial stack	2.63	1.963	1.39	1.7

From these result the proposed hybrid super cutoff stack technique proved to perform better in terms of subthreshold leakage power dissipation in standby mode in comparison with other techniques. Although dynamic power dissipation is slightly higher, the proposed technique is very much effective for the applications, specially, where the reduction of subthreshold leakage power dissipation in standby mode is warranted for.

VI. CONCLUSION

Subthreshold leakage power reduction in standby mode is very much essential for burst mode type circuits, where computation occurs only during short burst intervals, and the system is in standby mode for the majority of the time. The wastage of useful battery power during long standby period is highly undesirable. Portable elec- tronic appliances such as cell phones and pagers are used in active mode for a very short time interval. These ap- pliances drain their useful battery power for a very long standby period. Similarly, the leakage of battery power in portable laptop during standby mode is highly undesirable. Subthreshold leakage reduction techniques during the standby mode can significantly reduce the leakage in burst mode applications. The proposed hybrid stack technique proved to perform better in terms of lower subthreshold leakage power dissipation in standby mode in comparison with other existing techniques.



REFERENCES

1. J. Rabaey, "Low Power Design Essentials: Integrated Circuits and Systems," Springer-Verlag, Berlin, 2009. doi:10.1007/978-0-387-71713-5
2. S. Dasgupta, A. A. P. Sarab and D. Datta, "Nanoscale Device Architecture to Reduce Leakage Current through Quantum-Mechanical Simulation," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, Vol. 24, No. 3, 1906, pp. 1384-1397. doi:10.1116/1.2201040
3. M. Kumar, Md. A. Hussain and S. K. Paul, "Performance of a Two Input Nand Gate Using Subthreshold Leakage Control Techniques," *Journal of Electron Devices*, Vol. 14, 2012, pp. 1161-1169.
4. M. Kumar, Md. A. Hussain and L. K. Singh, "Design of a Low Power High Speed ALU in 45 nm Using GDI Technique and Its Performance Comparison," *Communications in Computer and Information Science*, Vol. 142, 2011, pp. 458-463. doi:10.1007/978-3-642-19542-6_87
5. M. Kumar, "Realization of a Low Power High Performance IC Design Technique for Wireless Portable Communication Devices Used in Underground Mines," *Special Issues on IP Multimedia Communications (1), International Journal of Computer Application*, 2011, pp. 52- 54.
6. S. Borkar, "Design Challenges of Technology Scaling," *IEEE Micro*, Vol. 19, No. 4, 1999, pp. 23-29. doi:10.1109/40.782564
7. A. Keshavarzi, K. Roy and C. Hawkins, "Intrinsic Leakage in Low Power Deep Submicron CMOS ICs," *Proceedings of the International Test Conference*, Washing-ton DC, 1-6 November 1997, pp. 146-155.
8. S. Mutoh, T. Douseki, Y. Matsuya, *et al.*, "1 V Power Supply High-Speed Digital Circuit Technology with Multithreshold Voltage CMOS," *IEEE Journal of Solid-State Circuits*, Vol. 30, No. 8, 1995, pp. 847-854. doi:10.1109/4.400426
9. M. Anis, S. Areibi and M. Elmasry, "Design and Optimi-zation of Multi-Threshold CMOS (MTCMOS) Circuits," *IEEE Transactions on Computer-Aided Design of Inte-grated Circuits and Systems*, Vol. 22, No. 10, 2003, pp 1324-1342. doi:10.1109/TCAD.2003.818127
10. H. Kawaguchi, K. Nose and T. Sakurai, "A Super Cutoff CMOS (SCCMOS) Scheme for 0.5 V Supply Voltage with Picoampere Standby Current," *IEEE Journal of Solid-State Circuits*, Vol. 35, No. 10, 2000, pp. 1498- 1501. doi:10.1109/4.871328
11. Johnson, D. Somasekhar, L. Y. Chiou and K. Roy, "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 10, No. 1, 2002, pp. 1-5. doi:10.1109/92.988724
12. T. G. Reddy and K. Suganthi, "Super Stack Technique to Reduce Leakage Power for Sub 0.5 V Supply Voltage in VLSI Circuits," *Proceedings of International Conference on Sustainable Energy and Intelligent Systems*, Chennai, 20-22 July 2011, pp. 585-588.
13. V. Neema, S. S. Chouhan and S. Tokekar, "Novel Circuit Technique for Reduction of Active Drain Current in Series/Parallel PMOS Transistors Stack," *Proceedings of International Conference on Electronic Devices, Systems and Applications*, Kuala Lumpur, 11-14 April 2010, pp. 368-372. doi:10.1109/ICEDSA.2010.5503038
14. J. C. Park and V. J. Mooney, "Sleepy Stack Leakage Reduction," *IEEE Transactions on Very Large Scale Integration Systems* , Vol. 14, No. 11, 2006, pp. 1250- 1263. doi:10.1109/TVLSI.2006.886398
15. K. Roy, S. Mukhopadhyay and H. M. Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," *Pro-ceedings of the IEEE*, Vol. 91, No. 2, 2003, pp.305-327. doi:10.1109/JPROC.2002.808156
16. A. Chandrakasan, W. J. Bowhill and F. Fox, "Design of High-Performance Microprocessor Circuits," IEEE Press, New York, 2001.
17. C.Nagarajan and M.Madheswaran - 'Stability Analysis of Series Parallel Resonant Converter with Fuzzy Logic Controller Using State Space Techniques'- Taylor &Francis, Electric Power Components and Systems, Vol.39 (8), pp.780-793, May 2011. DOI: 10.1080/15325008.2010.541746
18. C.Nagarajan and M.Madheswaran - 'Experimental verification and stability state space analysis of CLL-T Series Parallel Resonant Converter' - Journal of Electrical Engineering, Vol.63 (6), pp.365-372, Dec.2012. DOI: 10.2478/v10187-012-0054-2
19. C.Nagarajan and M.Madheswaran - 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011. DOI 10.1007/s00202-011-0203-9
20. S.Tamilselvi, R.Prakash, C.Nagarajan, "Solar System Integrated Smart Grid Utilizing Hybrid Coot-Genetic Algorithm Optimized ANN Controller" Iranian Journal Of Science And Technology-Transactions Of Electrical Engineering, DOI10.1007/s40998-025-00917-z,2025



22. S.Tamilselvi, R.Prakash, C.Nagarajan, “ Adaptive sliding mode control of multilevel grid-connected inverters using reinforcement learning for enhanced LVRT performance” *Electric Power Systems Research* 253 (2026) 112428, doi.org/10.1016/j.epr.2025.112428
23. S.Thirunavukkarasu, C. Nagarajan, 2024, “Performance Investigation on OCF and SCF study in BLDC machine using FTANN Controller,” *Journal of Electrical Engineering And Technology*, Volume 20, pages 2675–2688, (2025), doi.org/10.1007/s42835-024-02126-w
24. C. Nagarajan, M.Madheswaran and D.Ramasubramanian- ‘Development of DSP based Robust Control Method for General Resonant Converter Topologies using Transfer Function Model’- *Acta Electrotechnica et Informatica Journal* , Vol.13 (2), pp.18-31, April-June.2013, DOI: 10.2478/aei-2013-0025.
25. C.Nagarajan and M.Madheswaran - ‘DSP Based Fuzzy Controller for Series Parallel Resonant converter’- Springer, *Frontiers of Electrical and Electronic Engineering*, Vol. 7(4), pp. 438-446, Dec.12. DOI 10.1007/s11460-012-0212-0.
26. C.Nagarajan and M.Madheswaran - ‘Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis’- *Iranian Journal of Electrical & Electronic Engineering*, Vol.8 (3), pp.259-267, September 2012.
27. C.Nagarajan and M.Madheswaran, “Analysis and Simulation of LCL Series Resonant Full Bridge Converter Using PWM Technique with Load Independent Operation” has been presented in ICTES’08, a IEEE / IET International Conference organized by M.G.R.University, Chennai.Vol.no.1, pp.190-195, Dec.2007
28. Suganthi Mullainathan, Ramesh Natarajan, “An SPSS and CNN modelling based quality assessment using ceramic materials and membrane filtration techniques”, *Revista Materia (Rio J.)* Vol. 30, 2025, DOI: <https://doi.org/10.1590/1517-7076-RMAT-2024-0721>
29. M Suganthi, N Ramesh, “Treatment of water using natural zeolite as membrane filter”, *Journal of Environmental Protection and Ecology*, Volume 23, Issue 2, pp: 520-530,2022
30. B. J. Sheu, D. L. Scharfetter, P. K. Ko and M. C. Jeng, “BSIM: Berkeley Short Channel IGFET Model For MOS Transistors,” *IEEE Journal of Solid-State Circuits*, Vol. 22, No. 4, 1987, pp. 558-566. doi:10.1109/JSSC.1987.1052773
31. M. Anis and M. Elmasry, “Multi-Threshold CMOS Digi-tal Circuits: Managing Leakage Power,” Kluwer Academic Publishers, Norwell, 2010.
32. B. S. Deepaksubramanyan and Adrian Nunez, “Analysis of Subthreshold Leakage Reduction in CMOS Digital Circuits,” *Proceedings of the 13th NASA VLSI Symposium*, Idaho, 5-8 August 2007, pp. 1-8.
33. N. S. Kim, Ann Arbor, T. Austin, *et al.*, “Leakage Current: Moore’s Law Meets Static Power,” *IEEE Computer*, Vol. 36, No. 12, 2003, pp. 68-75. doi:10.1109/MC.2003.1250885
34. Kiran, A., Rubini, P., & Kumar, S. S. (2025). Comprehensive review of privacy, utility and fairness offered by synthetic data. *IEEE Access*.
35. Gopinathan, V. R. (2024). Real-Time Financial Risk Intelligence Using Secure-by-Design AI in SAP-Enabled Cloud Digital Banking. *International Journal of Computer Technology and Electronics Communication*, 7(6), 9837-9845.
36. Udayakumar, R., Elankavi, R., Vimal, R., & Sugumar, R. (2023). Improved Particle Swarm Optimization with Deep Learning-Based Municipal Solid Waste Management in Smart Cities. *Environmental & Social Management Journal*, 17(4).
37. Anand, L. (2023). An Intelligent AI and ML–Driven Cloud Security Framework for Financial Workflows and Wastewater Analytics. *International Journal of Humanities and Information Technology*, 5(02), 87-94.
38. Soundappan, S. J. (2020). Big Data Analytics in Healthcare: Applications for Pandemic Forecasting. *International Journal of Advanced Research in Computer Science & Technology*, 3(1), 2248-2253.
39. Rajasekar, M. (2024). Real-Time Predictive DevOps Intelligence for Risk-Aware Digital Business Processes in Cloud and SAP Ecosystems. *International Journal of Advanced Research in Computer Science & Technology*, 7(4), 10713-10718.
40. Poornima, G., & Anand, L. (2024, May). Novel AI Multimodal Approach for Combating Against Pulmonary Carcinoma. In *2024 5th International Conference for Emerging Technology (INCET)* (pp. 1-6). IEEE.
41. Prabha, P. S., & Rengarajan, A. (2025). Adaptive Cloud Resource Allocation Using Attention-Driven Deep Reinforcement Learning. *Engineering, Technology & Applied Science Research*, 15(6), 29334-29340.
42. Jagadeesh, S., & Sugumar, R. (2017). A Comparative study on Artificial Bee Colony with modified ABC algorithm. *European Journal of Applied Sciences*, 9(5), 243-248.
43. Varma, K. K., & Anand, L. (2025, March). Deep Learning Driven Proactive Auto Scaler for High-Quality Cloud Services. In *International Conference on Computing and Communication Systems for Industrial Applications* (pp. 329-338). Singapore: Springer Nature Singapore.
44. Kumar, S. A., & Anand, L. (2025). A Novel EEG-Based Deep Learning Framework for Enhancing Communication in Locked-In Syndrome Using P300 Speller and Attention Mechanisms. *KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS*, 19(11), 3841-3855.



45. Poornima, G., & Anand, L. (2025). Medical image fusion model using CT and MRI images based on dual scale weighted fusion based residual attention network with encoder-decoder architecture. *Biomedical Signal Processing and Control*, 108, 107932.
46. Archana, R., & Anand, L. (2025). Residual u-net with Self-Attention based deep convolutional adaptive capsule network for liver cancer segmentation and classification. *Biomedical Signal Processing and Control*, 105, 107665.
- Kumar, S. A., & Anand, L. (2025). A Novel EEG-Based Deep Learning Framework for Enhancing Communication in Locked-In Syndrome Using P300 Speller and Attention Mechanisms. *KSII Transactions on Internet and Information Systems*, 19(11), 3841-3855.
47. Rengarajan, A. (2025). Cloud-Based AI-Driven Threat Detection Framework for Smart Grid Cybersecurity. *International Journal of Future Innovative Science and Technology*, 8(6), 16065.
48. Murugeswari, B., Sudharson, K., Panimalar, S. P., Shanmugapriya, M., & Abinaya, M. (2020). SAFE-Secure Authentication in Federated Environment using CEG Key code.
49. Raj A. A., & Sugumar, R. (2023). Early Detection of COVID-19 with Impact on Cardiovascular Complications using CNN Utilising Pre-Processed Chest X-Ray Images. *2023 International Conference on Applied Intelligence and Sustainable Computing (ICAISC), IEEE*.
50. Jagadeesh, S., & Sugumar, R. (2017). A Comparative study on Artificial Bee Colony with modified ABC algorithm. *European Journal of Applied Sciences*, 9(5), 243-248.
51. Selvi, G. V., Anbarasan, A. B., Murthy, B. A., & Prabavathy, S. (2023). An Application Oriented Integrated Unequal Clustering Algorithm for Wireless Sensor Network. In *Underwater Vehicle Control and Communication Systems Based on Machine Learning Techniques* (pp. 140-154). CRC Press.
52. Sruthi, R. S., Ananya, S., & Murugeswari, B. (2010). Web Based Virtual Control System Laboratory and On-Line Temperature Control of Electrophoresis Equipment using LabVIEW. *International Journal of Computer Applications*, 975, 8887.
53. Vimal Raja, G. (2021). Mining Customer Sentiments from Financial Feedback and Reviews using Data Mining Algorithms. *International Journal of Innovative Research in Computer and Communication Engineering*, 9(12), 14705-14710.
54. MATHEW, A. R. (2025). Neurosecurity and Brain-Computer Interfaces.
55. Soundappan, S. J. (2024). AI-Driven Customer Intelligence in Enterprise Lakehouse Systems Sentiment Mining Governance-Aware Analytics and Real-Time Data Synchronization. *International Journal of Advanced Engineering Science and Information Technology (IJAESIT)*, 7(5), 14905.
56. Mathew, A. (2025). Human-AI Collaboration in Security Operations: Measuring Alert Trust, Automation Bias, and Analyst Upskilling in AI-Augmented SOC Environments. *International Journal of Computer Technology and Electronics Communication*, 8(5), 11375-11380.
57. Soundappan, S. J. (2022). AI-Based Fault Detection and Isolation for Reliability in Modern Power Systems. *International Journal of Research Publications in Engineering, Technology and Management (IJRPETM)*, 5(4), 7106-7110.
58. Poornima, G., & Anand, L. (2024, April). Effective Machine Learning Methods for the Detection of Pulmonary Carcinoma. In *2024 Ninth International Conference on Science Technology Engineering and Mathematics (ICONSTEM)* (pp. 1-7). IEEE.
- Garg, V. K., Soundappan, S. J., & Kaur, E. M. (2020). Enhancement in intrusion detection system for WLAN using genetic algorithms. *South Asian Research Journal of Engineering and Technology*, 2(6), 62-64.
59. Rengarajan, A., Jayakumar, C., & Sugumar, R. (2012). Optimization Of Recent Attacks Using Internet Protocol. *National Journal of System and Information Technology*, 5(1), 8.
60. Mathew, A. (2024). AI TRiSM: Trust, Risk, and Security Management in Cybersecurity. *Cybersecurity*, 4(3), 84-90.
61. Mathew, A. (2025). Deep seek vs. ChatGPT: A deep dive into AI Language mastery. *Int J Multidisciplinary Res*, 7(1), 1-5.