



# DC-DC Switching Converter with Single Switch and Constant Output Based On Luo Topology

G.Neelakrishnan<sup>1</sup>, P.Iraianbu<sup>2</sup>, S. Vishwa<sup>3</sup>, C. Meganatha<sup>4</sup>, P.Gnanaprakash<sup>5</sup>

Assistant Professor, Department of EEE, Muthayammal Engineering College, Rasipuram, Tamil Nadu, India<sup>1-2</sup>

UG Students, Department of EEE, Muthayammal Engineering College, Rasipuram, Tamil Nadu, India<sup>3-5</sup>

**Publication History:** Received: 25.02.2026; Revised: 20.03.2026; Accepted: 25.03.2026; Published: 28.03.2026.

**ABSTRACT:** An ultra-high step-up, non-isolated DC–DC converter with a continuous input current was developed as a result of this research. This converter’s architecture consists of a voltage multiplier cell (VMC), a positive output super lift Luo converter (POSLLC), and a quadratic boost converter (QBS) (also referred to as a cascaded boost topology (CBT)). Thus, the bold points of the topologies mentioned earlier enhance the voltage gain of the proposed topology. It is important to note that when the duty cycle is at 50%, the converter attains a voltage gain of ten. Additionally, the constant input current of the topology reduces the current stress on the input filter capacitor. This converter’s topology was investigated and studied under various operating conditions: ideal and non-ideal modes, as well as continuous and discontinuous current modes (CCM/DCM). The converter’s efficiency and voltage gain were also compared to those of newly proposed converters. PLECS and MATLAB software tools were used in the investigation of the proposed topology. A 200 V/200 W prototype was constructed. The experimental results validated the theoretical study and the simulation results. The extracted efficiency was 96%..

**KEYWORDS:** DC–DC converters; high gain converters; non-isolated DC–DC converters.

## I. INTRODUCTION

There are two basic topologies for DC–DC converters: isolated and non-isolated types. The isolated types use a high-ratio high-frequency transformer to boost the voltage gain of the converter. Furthermore, the transformer makes galvanic isolation between the source and the load and therefore better safety than the non-isolated converters. However, using transformers increases the current stress on the switches and necessitates snubbers, which adds to the complexity, EMI noises, volume, and bulk. As a result, non-isolated converters are a better alternative when the load does not need to be isolated from the source. Theoretically and in an ideal case, the simple boost converter can increase its input voltage for all duty cycle values. However, in practical and non-ideal cases, high-duty cycle values dramatically reduce the efficiency and increase the voltage/current stresses on semiconductors. It is important to know that the diode’s reverse recovery time prevents the diode from being quickly triggered. Consequently, the high-duty cycle is not appropriate for increasing the voltage gain in a simple boost converter. Therefore, other boost topologies are required for high step-up converters. Other traditional structures that address some of the drawbacks of the boost converter are the Cuk, SEPIC, and Zeta converters. While the Cuk converter offers continuous input and output currents, the SEPIC converter only offers a continuous input current, and the Zeta topology offers a continuous output current. However, when employing a moderate duty cycle, these converters are unable to increase the voltage gain

Given the aforementioned rationale, the optimal duty cycle should be around 50%. Thus, in this study, the various topologies will be examined and compared at a 50% duty cycle. The CBT is a cascaded boost converter, also called a quadratic boost converter (QBC), and is one of these high-gain step-up converters. The topology of QBC is illustrated in Figure 1a, it has an input block (IB-QBC) where the input inductor L1 makes the current drawn from the source smooth. The output block (OB-QBC) is the voltage output filter. When the duty cycle is 50%, the converter provides a voltage gain of four. A ten-times voltage gain requires a higher duty cycle in this converter. The positive output super lift Luo converter (POSLLC), shown in Figure 1b, is another type of step-up converter topology with the continuous input current. Its output block (OB- POSLLC) is composed of two diodes and two capacitors. The ripples in the input current are an issue. We

should mention that the voltage gain of the POSLLC is three at the 50% duty cycle. This converter cannot provide a high (i.e., ten) voltage ratio when using a lower duty cycle. The other high gain converter's topology is a voltage multiplier cell (VMC) boost converter; the topology is illustrated in Figure 1c. The input block (IB-VMC) and the output block (OB-VMC) are clearly shown. A voltage ratio of four is obtained for a 50% duty cycle, which is similar to the CBT. The input current continuity is notable, but its ripple is high.




Figure 1. (a) Cascaded boost converter, Figure 1. (b) positive output super lift Luoconverter,

Figure 1. (c) modified form of the boost converter by a voltage multiplier cell.

The power electronics that researchers have recommended improve topologies due to the shortages of classic topologies. Reference combined the modified boost and POSLLC. The input current continuity remained. However, the use of POSLLC led to an input current ripple increase. The number of semiconductors is another issue in this topology. In other words, two switches are used (besides the three diodes). However, using two switches and more diodes decreases the converter's reliability. We should note that the driving circuits of the MOSFETs are not the same. In other words, one switch is low-sided, and the other is high-sided. A seven-time voltage gain is the result of a 50% duty cycle. The proposed topology involves a two-switch and three-diode topology. The first inductor of this topology provides the input current continuity. This topology combined the modified boost and classic buck-boost topologies. Such a combination brings the reversed polarity of the output voltage.

The voltage gain can provide higher voltage gains besides the duty cycle increasing from 50%.

Additionally, the output voltage is four times more than the input voltage, while the duty cycle is 50%. Reference proposed another two-switch-three-diode topology. It combines the modified forms of the boost and POSLLC converters. The voltage gain for a 50% duty cycle is the same. The input current is continuous and appropriate for renewable energy applications. The lack of common ground between the input source and load is an issue in this topology. Used quadratic boost structures. Reference used two classic boost topologies. Both boost converters were stacked, and their stacked forms were combined. Such a topology lost the input current continuity. Consequently, the input filter capacitor suffers from dramatic high current stresses. Two MOSFETs and two diodes were the semiconductors used in this topology. A four-time voltage ratio was the result of a 50% duty cycle.

Reference proposed another quadratic boost topology. It increased its voltage by replacing the MOSFET of the conventional boost topology with an improved part. However, such an improved part led to a dramatically high diode voltage stress. The number of each component type was the same as in. Reference proposed another quadratic boost topology, combining boost, and Cuk topologies. The number of each component type was 2. Consequently, a low number of components were used. The same with, i.e., the second diode withstood a higher voltage than the output voltage. Notably, higher duty cycle percentages provided higher voltage gains in Reference proposed a high step-up voltage gain based on VMC and a voltage doubler cell (VDC). The base topologies of VMC and VDC (improved) are classic boost topologies. Consequently, the input current was continuous, and the common ground between the input source and load remained. This topology provides a six-



time voltage gain by a 50% duty cycle. Reference introduced a simple cascade connection of two boost converters and a VDC. Consequently, it could increase its input voltage to eight times more than itself, while the duty cycle is 50%. This converter uses the boost topologies in the CBT form. The authors of suggested an improved topology of POSLLC. The provided voltage gain provides a five-time-voltage gain, while the duty cycle is 50.

The input current is continuous. However, the inrush currents of capacitors have increased the input current ripple.

Reference recommended another one-switch topology. The conventional buck-boost converter is the base of this topology. Notably, a VMC was replaced with the base topology inductor. Due to base topology shortages, the input current was not continuous. Additionally, the output voltage was reversed. The duty cycle was 50%, and the provided voltage gain was 3. Therefore, the duty cycle must approach unity to provide higher voltage gains. Reference combined a VMC and VDC with a classic boost converter.

Therefore, the resulting voltage gain with a 50% duty cycle was eight times. Using VMC instead of the boost converter's inductor increased the input current ripple. Reference used two various VMCs with the conventional boost. The improved VMC was replaced with the converter's inductor. Notably, the input current ripple increased due to the mentioned replacement. Reference combined two conventional boost topologies, VMC and POSLLC. The mentioned VMC was replaced with the inductor of the first boost topology. Consequently, the input current ripple increased. Moreover, the employed POSLLC at the second part led to another inrush current. Notably, the proposed converter in provides a 10-times voltage ratio with a 50% duty cycle. In this paper, a new topology is proposed to reach a voltage gain of 10 times at a 50% duty cycle. The composition of the proposed ultra-high step-up non-isolated DC-DC topology is depicted in Figure 2a. It is something of a cross between CBT, POSLLC, and VMC topologies, making it suitable as a high step-up converter. The complete circuit of the proposed topology is shown in Figure 2b. The proposed topology has the combined features of the three topologies. The CBT or QBC topology can increase its input voltage to four times when its duty cycle is 50%.

Additionally, the POSLLC and VMC use the voltage lift technique to provide a higher voltage gain. The proposed topology is based on all three mentioned converters. CBT is the fundamental part of the proposed converter, and its various blocks have been improved by incorporating the POSLLC, which replaces the output block of the CBT (OB-QBC). In this case, there are two choices to use the VMC: (1) the VMC substitutes the inductor L1 or L2 of Figure 2a. Substituting L1 will increase the input current ripples while substituting the inductor L2 leads to an increase in the voltage gain and continuity of the input current. The proposed topology is therefore based on the latter approach (see Figure 2b), which employs a double voltage lift technique, allowing for a very high-voltage gain while ensuring input current continuity and small ripples.




Figure2. (a) The composition of the proposed converter,



Ideal and Continuous Current Mode of Converter

The proposed new topology of DC–DC converters is capable of providing a ten- times voltage ratio at a 50% duty ratio. As the front part is a CBT (see Figure 2a), the suggested converter draws a constant current from the source. As a result, the difficulties in the input filter design are overcome. Figure 2b illustrates the complete topology of the present converter, which is implemented by cascading a CBT, POSLLC, and VMC. In other words, this topology is a modified form of CBT. Note that the VMC has been placed instead of POSLLC’s inductor. In the second step, the modified POSLLC is replaced with the second inductor of CBT (Figure 2a). Therefore, the voltage ratio of the topology increased, and the bold features of CBT remained. Notably, this converter was designed for a continuous current mode (CCM). Moreover, the extracted relations during this section are appropriate for the ideal mode. The activation of the first switch starts the first operating mode. Due to the activation of the switch, the first, third, fourth, and fifth diodes are activated. All inductors are magnetized by their positive voltages during this operating mode.

II. SIMULATION AND EXPERIMENTAL RESULTS

This section presents the simulation and experimental results to validate the theoretical analysis. PLECS software tools were used to simulate the proposed converter. Such software is suitable for power electronics and control projects. Simulation results were obtained using realistic assumptions. Moreover, the energy-storing components had to be determined using functional constraints, such as input voltage, the duty cycle, the output current, the current ripple of inductors, and the voltage ripple of capacitors. The input voltage was 20 V, which was defined by the equipment limits. In addition, the switching frequency of MOSFET was 50 kHz due to the frequency limits of employing the wires of the inductors. Moreover, the power quality considerations defined 30% and 5% as the current ripple of the inductor and the voltage ripple of the capacitor, respectively. As mentioned before, the duty cycle was 50%, with an equal energy-storing/releasing time and provided suitable operating conditions;




Figure3. Simulation results:

(a) first inductor current, (b) second inductor current, (c) third inductor current, (d) first capacitor voltage, (e) second capacitor voltage, (f) third capacitor voltage, (g) output capacitor voltage, (h) switch current, (i) first diode current, (j) second diode current, (k) third diode current, (l) fourth diode current, (m) fifth diode current, (n) sixth diode current.

Comparing the experimental results with the simulation results and primary design considerations, we can see the expected difference. This discrepancy relates to the voltage drop in the prototype’s diodes.

Therefore, the voltage values are lower than the simulation results and design considerations. The average voltage of the inductors and the average current of the capacitors are zero, as assumed.




Figure14. Simulation results:

- (a) first inductor voltage, (b) second inductor voltage, (c) third inductor voltage, (d) first capacitor current, (e) second capacitor current, (f) third capacitor current, (g) output capacitor current, (h) switch voltage, (i) first diode voltage, (j) second diode voltage, (k) third diode voltage, (l) fourth diode voltage, (m) fifth diode voltage, (n) sixth diode voltage.

(b)

The differences in the reported values stand from the average voltage in the capacitor prototype. Therefore, there is a difference in the semiconductor voltage compared to the theoretical values and simulation results. Moreover, the output voltage difference causes the contrast of the average output current. Therefore, the average currents of the inductors and semiconductors are different from the simulation/theoretical outcomes. In otherwords, there is a negligible difference.

Consequently, the corresponding figures of the E-E type have rising behaviours of wider spans. The differences in the corresponding figures regard the theoretical relations and the experimental results considering approximations.

Therefore, the higher duty cycle makes the mentioned differences appear. In Figure18, the converter's efficiency based on the theoretical equations and the experimental outcomes were extracted for the E-E, E-I, and toroid types. We should note that the E-E type of inductor requires a lower wire value to achieve inductance than the rest. Therefore, the corresponding efficiency of the E-E type provides the highest value in the theoretical/experimental outcomes. The toroid type needs the highest value of the wire to achieve the same inductance.

Therefore, the lowest value of the efficiency belongs to the toroid type. It is worth noting that the differences in the corresponding figures of the theoretical and experimental results were caused by neglecting some type of loss in the theoretical relation. Such an analysis was



### III. CONCLUSION

This paper introduced an ultra-high step-up DC–DC converter with a continuous input current. This converter's architecture consists of a novel combination of VMC, POSLLC, and QBC topologies. When the duty cycle is at 50%, the converter attains a voltage gain of ten. The constant input current of the topology reduces the current stress on the input filter capacitor. This converter's topology was investigated and studied under various operating conditions: ideal and non-ideal modes, as well as continuous and discontinuous current modes (CCM/DCM). The theoretical study of the proposed topology was studied for both CCM and DCM. The converter's behaviour was discussed for both the ideal and the non-ideal states of the circuit components. The proper functionality of the non-ideal case was discussed and compared with the recently suggested converter topologies.

### REFERENCES

1. Maroti, P.K.; Al-Ammari, R.; Iqbal, A.; Ben-Brahim, L.; Padmanaban, S.; Abu- Rub, H. A Novel High Gain Configurations of Modified SEPIC Converter for Renewable Energy Applications. In Proceedings of the 2019 IEEE 28th International Symposium on Industrial Electronics (ISIE), Vancouver, BC, Canada, 12–14 June 2019; pp. 2503–2508.
2. Bhaskar, M.S.; Ben-Brahim, L.; Iqbal, A.; Padmanaban, S.; Meraj, M.; Rahman, S. Hardware Implementation of a New Single Input Double Output L-L Converter for High Voltage Auxiliary Loads in Fuel-cell Vehicles. In Proceedings of the 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA, 17–21 March 2019;
3. C.Nagarajan and M.Madheswaran - 'Stability Analysis of Series Parallel Resonant Converter with Fuzzy Logic Controller Using State Space Techniques'- Taylor & Francis, Electric Power Components and Systems, Vol.39 (8), pp.780-793, May 2011. DOI: 10.1080/15325008.2010.541746
4. C.Nagarajan and M.Madheswaran - 'Experimental verification and stability state space analysis of CLL-T Series Parallel Resonant Converter' - Journal of Electrical Engineering, Vol.63 (6), pp.365-372, Dec.2012. DOI: 10.2478/v10187-012-0054-2
5. C.Nagarajan and M.Madheswaran - 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011. DOI 10.1007/s00202-011-0203-9
6. S.Tamilselvi, R.Prakash, C.Nagarajan, "Solar System Integrated Smart Grid Utilizing Hybrid Coot-Genetic Algorithm Optimized ANN Controller" Iranian Journal Of Science And Technology-Transactions Of Electrical Engineering, DOI 10.1007/s40998-025-00917-z, 2025
7. S.Tamilselvi, R.Prakash, C.Nagarajan, "Adaptive sliding mode control of multilevel grid-connected inverters using reinforcement learning for enhanced LVRT performance" Electric Power Systems Research 253 (2026) 112428, doi.org/10.1016/j.epsr.2025.112428
8. S.Thirunavukkarasu, C. Nagarajan, 2024, "Performance Investigation on OCF and SCF study in BLDC machine using FTANN Controller," Journal of Electrical Engineering And Technology, Volume 20, pages 2675–2688, (2025), doi.org/10.1007/s42835-024-02126-w
9. C. Nagarajan, M.Madheswaran and D.Ramasubramanian- 'Development of DSP based Robust Control Method for General Resonant Converter Topologies using Transfer Function Model'- Acta Electrotechnica et Informatica Journal , Vol.13 (2), pp.18-31, April-June.2013, DOI: 10.2478/aei-2013-0025.
10. C.Nagarajan and M.Madheswaran - 'DSP Based Fuzzy Controller for Series Parallel Resonant converter'- Springer, Frontiers of Electrical and Electronic Engineering, Vol. 7(4), pp. 438-446, Dec.12. DOI 10.1007/s11460-012-0212-0.
11. C.Nagarajan and M.Madheswaran - 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
12. C.Nagarajan and M.Madheswaran, "Analysis and Simulation of LCL Series Resonant Full Bridge Converter Using PWM Technique with Load Independent Operation" has been presented in ICTES'08, a IEEE / IET International Conference organized by M.G.R.University, Chennai. Vol.no.1, pp.190-195, Dec.2007



14. Suganthi Mullainathan, Ramesh Natarajan, “An SPSS and CNN modelling based quality assessment using ceramic materials and membrane filtration techniques”, *Revista Materia (Rio J.)* Vol. 30, 2025, DOI: <https://doi.org/10.1590/1517-7076-RMAT-2024-0721>
15. M Suganthi, N Ramesh, “Treatment of water using natural zeolite as membrane filter”, *Journal of Environmental Protection and Ecology*, Volume 23, Issue 2, pp: 520-530,2022
16. L. High-Gain Non-isolated Single-Switch DC-DC Converters in Power Factor Correction Rectifiers: A Performance Assessment. In *Proceedings of the 2022 3rd International Conference on Smart Grid and Renewable Energy (SGRE)*, Doha, Qatar, 20–22 March 2022; pp. 1–6.
17. Lotfi Nejad, M.; Poorali, B.; Adib, E.; Motie Birjandi, A.A. New cascade boost converter with reduced losses. *IET Power Electron.* 2016, 9, 1213–1219.
18. Murad, Z.; Anzi, F.A.; Ben-Brahim, L.A Comparative Study of High-gain Cascaded DC-DC Converter Topologies. In *Proceedings of the 2022 3rd International Conference on Smart Grid and Renewable Energy (SGRE)*, Doha, Qatar, 20–22 March 2022; pp. 1–6.
19. Rahimi, T.; Ding, L.; Gholizadeh, H.; Shahrivar, R.S. and Faraji, R. An Ultra High Step-Up DC-DC Converter Based on the Boost, Luo, and Voltage Doubler Structure: Mathematical Expression, Simulation, and Experimental. *IEEE Access* 2021, 9, 132011–132024.
20. Anand, L., Maurya, M., Seetha, J., Nagaraju, D., Ravuri, A., & Vidhya, R. G. (2023, July). An intelligent approach to segment the liver cancer using Machine Learning Method. In *2023 4th international conference on electronics and sustainable communication systems (ICESC)* (pp. 1488-1493). IEEE.
21. Rajendran, S., Sundarapandi, A. M. S., Krishnamurthy, A., & Thanarajan, T. (2022). An intelligent face recognition technology for iot-based smart city application using condition-cnn with foraging learning pso model. *International Journal of Pattern Recognition and Artificial Intelligence*, 36(14), 2256018.
22. Murugeswari, B., & Sujatha, R. (2014). Preservation of Privacy for Multiparty Computation System with Homomorphic Encryption. *International Journal of Emerging Technology and Advanced Engineering*, 4(3), 530-535.
23. Sugumar, R. (2025). Unified AI Framework for Predictive Data Engineering and Real Time Prescription and Billing Systems. *International Journal of Advanced Engineering Science and Information Technology (IJAESIT)*, 8(5), 17261.
24. Samrat, B., Thomas, P. K., Kumar, S., Benila, A., Bhardwaj, R., & Vigenesh, M. (2024, December). Industrial informatics in optimizing software-defined vehicles for logistics. In *2024 IEEE 2nd International Conference on Innovations in High Speed Communication and Signal Processing (IHCSPP)* (pp. 1-9). IEEE.
25. Soundappan, S. J. (2024). AI-driven customer intelligence in enterprise lakehouse systems Sentiment Mining Governance-Aware Analytics and Real-Time Data Synchronization. *International Journal of Advanced Engineering Science and Information Technology*.
26. Rajasekar, M. (2024). AI-Powered Cyber-Secure Federated Learning on AWS for Next-Generation Digital Banking Analytics. *International Journal of Advanced Research in Computer Science & Technology (IJARCST)*, 7(3).
27. Deivendran, P., Babu, P. S., Malathi, G., Anbazhagan, K., & Kumar, R. S. (2023). Emotion Recognition for Challenged People Facial Appearance in Social using Neural Network. *arXiv preprint arXiv:2305.06842*.
28. Sugumar, R., & Murugeswari, B. (2016). An Efficient MChord based Authentication for Vehicular Ad-Hoc Networks.
29. Pandey, V. K., Mishra, S., Rengarajan, A., Savita, & Roomi, M. M. (2024, March). Enhancing Weather Forecasting with Machine Learning Techniques. In *International Conference on Renewable Power* (pp. 147-156). Singapore: Springer Nature Singapore.
30. Mathew, A., & Alex, H. (2025). Federated Learning for Secure Genomic Research: Privacy-Preserving AI Solutions for Precision Medicine. *Science and Technology: Developments and Applications* Vol. 9, 36-43.
31. Selvi, G. V., Anbarasan, A. B., Murthy, B. A., & Prabavathy, S. (2023). An Application Oriented Integrated Unequal Clustering Algorithm for Wireless Sensor Network. In *Underwater Vehicle Control and Communication Systems Based on Machine Learning Techniques* (pp. 140-154). CRC Press.
32. Soundappan, S. J. (2025). Next Generation AI Enabled Holistic Cognitive Platform for Secure Cloud Network Intelligence Enterprise Systems and Digital Trust Optimization. *International Journal of Computer Technology and Electronics Communication*, 8(5), 11534-11542.
33. Rajasekar, M. (2024). Real-Time Predictive DevOps Intelligence for Risk-Aware Digital Business Processes in Cloud and SAP Ecosystems. *International Journal of Advanced Research in Computer Science & Technology (IJARCST)*, 7(4), 10713-10718.



34. Jagadeesh, S., & Sugumar, R. (2017). A comparative study on artificial bee colony with modified ABC algorithm. *European Journal of Applied Sciences*, 9(5), 243–248.
35. Murugeswari, B., Sarukesi, K., & Jayakumar, C. (2010, March). An efficient method for knowledge hiding through database extension. In 2010 International Conference on Recent Trends in Information, Telecommunication and Computing (pp. 342-344). IEEE.
36. Reddy, K. V. V. K., & Vimal, V. R. (2024, July). A novel approach on improved segmentation and classification of remote sensing images using AlexNet compared over linear discriminant analysis with improved accuracy. In 2024 Second International Conference on Advances in Information Technology (ICAIT) (Vol. 1, pp. 1-6). IEEE.
37. Gowthami, D., & Vigenesh, M. (2024). Distributed and Lightweight Intrusion Detection for IoT: A Lightweight Pyramidal U-Net With Tri-Level Dual Inception-Based Framework. In *The Convergence of Self-Sustaining Systems With AI and IoT* (pp. 154-173). IGI Global Scientific Publishing.
38. Anand, P. V., & Anand, L. (2023, December). An Enhanced Breast Cancer Diagnosis using RESNET50. In 2023 International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICSSES) (pp. 1-5). IEEE.
39. Mathew, A. (2022). Leveraging Big Data Analytics to Power AI and ML (Machine Learning) Automation. *Educational Research (IJMCR)*, 4(5), 131-134.
40. Dhinakaran, D. (2022). Joe Prathap P. M, Selvaraj D, Arul Kumar D and Murugeswari B, " Mining Privacy-Preserving Association Rules based on Parallel Processing in Cloud Computing, ". *International Journal of Engineering Trends and Technology*, 70(3), 284-294.
41. Poornima, G., & Anand, L. (2024, April). Effective Machine Learning Methods for the Detection of Pulmonary Carcinoma. In 2024 Ninth International Conference on Science Technology Engineering and Mathematics (ICONSTEM) (pp. 1-7). IEEE.
42. Rengarajan, A., Jayakumar, C., & Sugumar, R. (2012). Optimization Of Recent Attacks Using Internet Protocol. *National Journal of System and Information Technology*, 5(1), 8.
43. Mathew, A., & Romasco, L. (2024). Forensic Investigation of Artificial Intelligence Systems. *Research Updates in Mathematics and Computer Science Vol. 4*, 154-164.
44. Vekariya, V., Kumar, S., & Rengarajan, A. (2024). A distinctive and smart agricultural knowledge-based framework using ontology. In *Sustainability in Digital Transformation Era: Driving Innovative & Growth* (pp. 207-213). CRC Press.
45. Soundappan, S. J. (2020). Big data analytics in healthcare: Applications for pandemic forecasting. *International Journal of Advanced Research in Computer Science & Technology*, 3.
46. Sugumar, R. (2024). AI-Augmented Quality Engineering for Performance Optimization and Test Orchestration in Distributed Systems. *International Journal of Science, Research and Technology*, 7(5), 12835-12846.
47. Soundappan, S. J., & Sugumar, R. (2016). Optimal knowledge extraction technique based on hybridisation of improved artificial bee colony algorithm and cuckoo search algorithm. *International Journal of Business Intelligence and Data Mining*, 11(4), 338–356.
48. Mathew, A. (2025). Ahead of the breach: Predictive threat intelligence in aviation inspired by Scattered Spider attacks. *Multidisciplinary International Journal of Research and Development (MIJRD)*, 4(6), 54–58.
49. Soundappan, S. J. (2021). DataOps: Orchestrating Reliable ML Data Pipelines. *International Journal of Research and Applied Innovations*, 4(4), 5533-5537.
50. Garg, V. K., Soundappan, S. J., & Kaur, E. M. (2020). Enhancement in intrusion detection system for WLAN using genetic algorithms. *South Asian Research Journal of Engineering and Technology*, 2(6), 62–64.
51. Anand, L., Tyagi, R., & Mehta, V. (2024, January). Food recognition using deep learning for recipe and restaurant recommendation. In *Proceedings of Eighth International Conference on Information System Design and Intelligent Applications* (pp. 269-279). Singapore: Springer Nature Singapore.
52. Kumar, A., & Anand, L. (2025). A Novel EEG-Based Deep Learning Framework for Enhancing Communication in Locked-In Syndrome Using P300 Speller and Attention Mechanisms. *KSII Transactions on Internet and Information Systems (TIIS)*, 19(11), 3841-3855.
53. Soundappan, S. J. (2022). AI-Based Fault Detection and Isolation for Reliability in Modern Power Systems. *International Journal of Research Publications in Engineering, Technology and Management (IJRPETM)*, 5(4), 7106-7110.