2026. Fixed-Latency, Multi-Gigabit Serial Links on FPGA using Serdes. International Journal of Engineering & Extended Technologies Research (IJEETR). 8, 2 (Mar. 2026), 3048–3058. DOI:https://doi.org/10.15662/IJEETR.2026.0802304.