Leakage Power Reduction through Hybrid Multi-Threshold CMOS Stack Technique. ijeetr 2026, 8 (2), 3059-3066. https://doi.org/10.15662/IJEETR.2026.0802305.