Fault Secure Memory Design Using Different Set – Codes. ijeetr 2026, 8 (2), 3340-3350. https://doi.org/10.15662/IJEETR.2026.0802336.