Fixed-Latency, Multi-Gigabit Serial Links on FPGA using Serdes. ijeetr. 2026;8(2):3048-3058. doi:10.15662/IJEETR.2026.0802304