“Fault Secure Memory Design Using Different Set – Codes”. 2026. International Journal of Engineering & Extended Technologies Research (IJEETR) 8 (2): 3340-50. https://doi.org/10.15662/IJEETR.2026.0802336.