“Fixed-Latency, Multi-Gigabit Serial Links on FPGA using Serdes” (2026) International Journal of Engineering & Extended Technologies Research (IJEETR), 8(2), pp. 3048–3058. doi:10.15662/IJEETR.2026.0802304.