“Fixed-Latency, Multi-Gigabit Serial Links on FPGA using Serdes”, ijeetr, vol. 8, no. 2, pp. 3048–3058, Mar. 2026, doi: 10.15662/IJEETR.2026.0802304.