“Leakage Power Reduction through Hybrid Multi-Threshold CMOS Stack Technique”, ijeetr, vol. 8, no. 2, pp. 3059–3066, Mar. 2026, doi: 10.15662/IJEETR.2026.0802305.