[1]
“Design of Low Power Modified Retiming LFSR Architecture”, ijeetr, vol. 8, no. 2, pp. 3085–3091, Mar. 2026, doi: 10.15662/IJEETR.2026.0802308.