“Fixed-Latency, Multi-Gigabit Serial Links on FPGA Using Serdes”. International Journal of Engineering & Extended Technologies Research (IJEETR), vol. 8, no. 2, Mar. 2026, pp. 3048-5, https://doi.org/10.15662/IJEETR.2026.0802304.