“Fixed-Latency, Multi-Gigabit Serial Links on FPGA Using Serdes”. International Journal of Engineering & Extended Technologies Research (IJEETR) 8, no. 2 (March 28, 2026): 3048–3058. Accessed April 25, 2026. https://ijeetr.com/index.php/ijeetr/article/view/726.